OKI et al : A PIPELINED MAXIMAL - SIZED MATCHING SCHEME FOR HIGH - SPEED INPUT - BUFFERED
نویسندگان
چکیده
This paper proposes an innovative Pipelinebased Maximal-sized Matching scheduling approach, called PMM, for input-bu ered switches. It dramatically relaxes the limitation of a single time slot for completing a maximal matching into any number of time slots. In the PMM approach, arbitration is operated in a pipelined manner, where K subschedulers are used. Each subscheduler is allowed to take more than one time slot for its matching. Every time slot, one of the subschedulers provides the matching result. We adopt an extended version of Dual Round-Robin Matching (DRRM), called iterative DRRM (iDRRM), as a maximal matching algorithm in a subscheduler. PMM maximizes the eÆciency of the adopted arbitration scheme by allowing suÆcient time for the number of iterations. We show that PMM preserves 100% throughput under uniform traÆc and fairness for best-e ort traÆc of the nonpipelined adopted algorithm, while ensuring that cells from the same virtual output queue (VOQ) are transmitted in sequence. In addition, we con rm that the delay performance of PMM is not signi cantly degraded by increasing the pipeline degree, or the number of subschedulers, when the number of outstanding requests for each subscheduler from a VOQ is limited to 1. key words: Scheduling, pipeline, input-bu ered switch, maximal-sized matching
منابع مشابه
PMM: a pipelined maximal-sized matching scheduling approach for input-buffered switches
This paper proposes an innovative Pipeline-based Maximalsized Matching scheduling approach, called PMM, for input-buffered switches. It dramatically relaxes the timing constraint for arbitration with a maximal matching scheme. In the PMM approach, arbitration operates in a pipelined manner, where K subschedulers are used. Each subscheduler is allowed to take more than one time slot for its matc...
متن کاملThroughput and Delay Bounds for Input Buffered Switches Using Maximal Weight Matching Algorithms and a Speedup of Less than Two
Abstract. Two main performance features of high-bandwidth switches are stability and delay. This paper investigates these performance features for input buffered switch architectures that deploy maximal weight matching algorithms to determine the configurations of the switching core. For this purpose, a novel mathematical model of the dynamics of a maximal weight matching algorithm is developed...
متن کاملCIXOB-k: combined input-crosspoint-output buffered packet switch
We propose a novel architecture, a Combined Input-CrosspointOutput Buffered (CIXOB-k, where k is the size of the crosspoint buffer) Switch. CIXOB-k architecture provides 100% throughput under uniform and unbalanced traffic. It also provides timing relaxation and scalability. CIXOB-k is based on a switch with Combined Input-Crosspoint Buffering (CIXB-k) and round-robin arbitration. CIXB-k has a ...
متن کاملDesynchronized Two-Dimensional Round-Robin Scheduler for Input Buffered Switches
We propose a new arbitration algorithm, called the desynchronized two-dimensional round-robin (D2DRR), for input queued packet switches in which each input port maintains a separate logical queue for each output. D2DRR is an enhanced version of 2DRR, and thus improves fairness over 2DRR without a starvation problem. Iterative maximal matching schemes including iSLIP yield better throughput with...
متن کاملPipelined Maximal Size Matching Scheduling Algorithms for CIOQ Switches
In this paper, we propose new pipelined request-grant-accept (RGA) and request-grant (RG) maximal size matching (MSM) algorithms to achieve speedup in combined input and output queueing (CIOQ) switches. To achieve a speedup factor , in the proposed pipelined RGA/RG MSM algorithms, we pipeline operations of finding matchings in scheduling cycles based on the observation that all matched inputs/o...
متن کامل